Essentials of Electronic Testing: for Digital, Memory & Mixed-Signal VLSI Circui (Hardcover)
暫譯: 電子測試基礎:數位、記憶體與混合信號 VLSI 電路
M. Bushnell, Vishwani Agrawal
- 出版商: Kluwer Academic Publ
- 出版日期: 2000-11-30
- 售價: $1,200
- 貴賓價: 9.8 折 $1,176
- 語言: 英文
- 頁數: 690
- 裝訂: Hardcover
- ISBN: 0792379918
- ISBN-13: 9780792379911
-
相關分類:
VLSI、使用者介面 UI
立即出貨 (庫存=1)
買這商品的人也買了...
-
$1,200$1,176 -
$1,029Fundamentals of Data Structures in C
-
$680$537 -
$2,660$2,527 -
$2,870$2,727 -
$980$774 -
$970Introduction to Algorithms, 2/e
-
$1,150$1,127 -
$600$474 -
$880$695 -
$1,274Computer Architecture: A Quantitative Approach, 3/e(精裝本)
-
$1,029Operating System Concepts, 6/e (Windows XP Update)
-
$860$679 -
$1,900$1,805 -
$780$741 -
$1,127Computer Networks, 4/e
-
$590$466 -
$690$538 -
$650$618 -
$720$569 -
$820$804 -
$750$638 -
$560$476 -
$2,390$2,271 -
$399$339
商品描述
Description:
Today's electronic design and test engineers deal with several types of subsystems, namely, digital, memory, and mixed-signal, each requiring different test and design for testability methods. This book provides a careful selection of essential topics on all three types of circuits. The outcome of testing is product quality, which means `meeting the user's needs at a minimum cost.' The book includes test economics and techniques for determining the defect level of VLSI chips. Besides being a textbook for a course on testing, it is a complete testability guide for an engineer working on any kind of electronic device or system or a system-on-a-chip.
The book consists of:Appendices: Cyclic Redundancy Code Theory, Primitive Polynomials, Books on Testing; Bibliography: over 700 entries.
- Part I: Introduction, Test Process and ATE, Test Economics and Product Quality, Fault Modeling;
- Part II: Logic and Fault Simulation, Testability Measures, Combinatorial ATPG, Sequential ATPG, Memory Test, DSP-Based Analog Test, Model-Based Analog Test, Delay Test, IDDQ Test;
- Part III: DFT and Scan Design, BIST, Boundary Scan, Analog Test Bus, System Test and Core-Based Design, Future Testing;
商品描述(中文翻譯)
**描述:**
當今的電子設計和測試工程師面對幾種類型的子系統,即數位、記憶體和混合信號,每種類型都需要不同的測試和可測試性設計方法。本書精心挑選了這三種類型電路的基本主題。測試的結果是產品質量,這意味著「以最低成本滿足用戶需求」。本書包括測試經濟學和確定 VLSI 晶片缺陷水平的技術。除了作為測試課程的教科書外,它還是針對任何電子設備或系統或系統單晶片的工程師的完整可測試性指南。
本書包含:
- 第一部分:介紹、測試過程和自動測試設備(ATE)、測試經濟學和產品質量、故障建模;
- 第二部分:邏輯和故障模擬、可測試性度量、組合 ATPG、序列 ATPG、記憶體測試、基於 DSP 的類比測試、基於模型的類比測試、延遲測試、IDDQ 測試;
- 第三部分:DFT 和掃描設計、自我測試(BIST)、邊界掃描、類比測試匯流排、系統測試和基於核心的設計、未來測試;
附錄:循環冗餘檢查碼理論、原始多項式、測試相關書籍;參考文獻:超過 700 條目。