Computer Architecture: A Quantitative Approach, 3/e(精裝本)
John L. Hennessy, David A. Patterson
- 出版商: Morgan Kaufmann
- 出版日期: 2002-05-31
- 售價: $1,274
- 語言: 英文
- 頁數: 1136
- 裝訂: Hardcover
- ISBN: 1558605967
- ISBN-13: 9781558605961
已過版
買這商品的人也買了...
-
$1,029Fundamentals of Data Structures in C
-
$580$458 -
$680$537 -
$2,610$2,480 -
$650$553 -
$980$774 -
$970Introduction to Algorithms, 2/e
-
$1,150$1,127 -
$920$727 -
$880$695 -
$1,029Operating System Concepts, 6/e (Windows XP Update)
-
$860$731 -
$650$553 -
$780$741 -
$750$638 -
$760$600 -
$590$466 -
$690$538 -
$720$569 -
$750$675 -
$560$504 -
$480$379 -
$750$593 -
$1,176Computer Organization and Design: The Hardware/Software Interface, 3/e(IE) (美國版ISBN:1558606041)
-
$650$507
相關主題
商品描述
Description
This best-selling title (over 60,000 units sold!), considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
In this edition, the authors bring their trademark method of quantitative analysis not only to high-performance desktop machine design, but also to the design of embedded and server systems. They have illustrated their principles with designs from all three of these domains, including examples from consumer electronics, multimedia and Web technologies, and high-performance computing.
Table of Contents
Foreword
Preface
Acknowledgments
Chapter 1 - Fundamentals of Computer Design
Chapter 2 - Instruction Set Principles and Examples
Chapter 3 - Instruction-Level Parallelism and Its Dynamic Exploitation
Chapter 4 - Exploiting Instruction-Level Parallelism with Software Approaches
Chapter 5 - Memory Hierarchy Design
Chapter 6 - Multiprocessors and Thread-Level Parallelism
Chapter 7 - Storage Systems
Chapter 8 - Interconnection Networks and Clusters
Appendix A - Pipelining: Basic and Intermediate Concepts
Appendix B - Solutions to Selected Exercises Online Appendices
Appendix C - A Survey of RISC Architectures for Desktop, Server, and Embedded Computers
Appendix D - An Alternative to RISC: The Intel 80x86
Appendix E - Another Alternative to RISC: The VAX Architecture
Appendix F - The IBM 360/370 Architecture for Mainframe Computers
Appendix G - Vector Processors Revised by Krste Asanovic
Appendix H - Computer Arithmetic by David Goldberg
Appendix I - Implementing Coherence Protocols
References
Index