Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) (MIT Press)
暫譯: 硬體中的有限狀態機:理論與設計(使用 VHDL 和 SystemVerilog)(麻省理工學院出版社)
Volnei A. Pedroni
買這商品的人也買了...
-
$931Theory and Design of Adaptive Filters (Hardcover)
-
$320$304 -
$620$527 -
$1,380$1,352 -
$6,490$6,166 -
$8,310$7,895 -
$8,030$7,629 -
$230Altera FPGA/CPLD 設計 (基礎篇), 2/e
-
$420$328 -
$520$468 -
$450$351 -
$280機器學習入門到實戰 — MATLAB 實踐應用
-
$620$490 -
$300$255 -
$680$578 -
$500$390 -
$414$393 -
$534$507 -
$354$336 -
$880$695 -
$560數字圖像處理與機器視覺 — Visual C++ 與 Matlab 實現, 2/e
-
$660$594 -
$599$569 -
$380$323 -
$534$507
相關主題
商品描述
Modern, complex digital systems invariably include hardware-implemented finite state machines. The correct design of such parts is crucial for attaining proper system performance. This book offers detailed, comprehensive coverage of the theory and design for any category of hardware-implemented finite state machines. It describes crucial design problems that lead to incorrect or far from optimal implementation and provides examples of finite state machines developed in both VHDL and SystemVerilog (the successor of Verilog) hardware description languages.
Important features include: extensive review of design practices for sequential digital circuits; a new division of all state machines into three hardware-based categories, encompassing all possible situations, with numerous practical examples provided in all three categories; the presentation of complete designs, with detailed VHDL and SystemVerilog codes, comments, and simulation results, all tested in FPGA devices; and exercise examples, all of which can be synthesized, simulated, and physically implemented in FPGA boards. Additional material is available on the book's Website.
Designing a state machine in hardware is more complex than designing it in software. Although interest in hardware for finite state machines has grown dramatically in recent years, there is no comprehensive treatment of the subject. This book offers the most detailed coverage of finite state machines available. It will be essential for industrial designers of digital systems and for students of electrical engineering and computer science.
商品描述(中文翻譯)
現代複雜的數位系統不可避免地包含硬體實現的有限狀態機。這些部分的正確設計對於達成適當的系統性能至關重要。本書提供了對任何類別的硬體實現有限狀態機的理論和設計的詳細、全面的覆蓋。它描述了導致不正確或遠未最佳實現的關鍵設計問題,並提供了在 VHDL 和 SystemVerilog(Verilog 的後繼者)硬體描述語言中開發的有限狀態機的範例。
重要特點包括:對序列數位電路設計實踐的廣泛回顧;將所有狀態機劃分為三個基於硬體的類別,涵蓋所有可能的情況,並在這三個類別中提供大量實用範例;完整設計的呈現,包括詳細的 VHDL 和 SystemVerilog 代碼、註解和模擬結果,所有設計均在 FPGA 設備中進行測試;以及所有可以在 FPGA 板上合成、模擬和實體實現的練習範例。額外的資料可在本書的網站上獲得。
在硬體中設計狀態機比在軟體中設計更為複雜。儘管近年來對有限狀態機的硬體興趣大幅增長,但對該主題並沒有全面的處理。本書提供了有限狀態機最詳細的覆蓋,對於數位系統的工業設計師以及電機工程和計算機科學的學生來說,將是必不可少的。