Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs (Paperback)
暫譯: 自上而下的數位 VLSI 設計:從架構到閘級電路與 FPGA

Hubert Kaeslin

  • 出版商: Morgan Kaufmann
  • 出版日期: 2014-12-04
  • 定價: $1,650
  • 售價: 9.8$1,617
  • 語言: 英文
  • 頁數: 598
  • 裝訂: Paperback
  • ISBN: 0128007303
  • ISBN-13: 9780128007303
  • 相關分類: FPGAVLSI
  • 立即出貨 (庫存 < 3)

買這商品的人也買了...

相關主題

商品描述

Top-Down VLSI Design: From Architectures to Gate-Level Circuits and FPGAs represents a unique approach to learning digital design. Developed from more than 20 years teaching circuit design, Doctor Kaeslin’s approach follows the natural VLSI design flow and makes circuit design accessible for professionals with a background in systems engineering or digital signal processing. It begins with hardware architecture and promotes a system-level view, first considering the type of intended application and letting that guide your design choices.

Doctor Kaeslin presents modern considerations for handling circuit complexity, throughput, and energy efficiency while preserving functionality. The book focuses on application-specific integrated circuits (ASICs), which along with FPGAs are increasingly used to develop products with applications in telecommunications, IT security, biomedical, automotive, and computer vision industries. Topics include field-programmable logic, algorithms, verification, modeling hardware, synchronous clocking, and more.

  • Demonstrates a top-down approach to digital VLSI design.
  • Provides a systematic overview of architecture optimization techniques.
  • Features a chapter on field-programmable logic devices, their technologies and architectures.
  • Includes checklists, hints, and warnings for various design situations.
  • Emphasizes design flows that do not overlook important action items and which include alternative options when planning the development of microelectronic circuits.

商品描述(中文翻譯)

《自上而下的 VLSI 設計:從架構到閘級電路和 FPGA》代表了一種獨特的數位設計學習方法。這本書是基於超過 20 年的電路設計教學經驗而發展而成,Kaeslin 博士的方法遵循自然的 VLSI 設計流程,使得電路設計對於具有系統工程或數位信號處理背景的專業人士變得可及。它從硬體架構開始,促進系統層面的觀點,首先考慮預期應用的類型,並讓這指導您的設計選擇。

Kaeslin 博士提出了處理電路複雜性、吞吐量和能量效率的現代考量,同時保留功能性。這本書專注於應用特定集成電路(ASIC),這些電路與 FPGA 一起,越來越多地用於開發在電信、IT 安全、生物醫學、汽車和計算機視覺等行業中的應用產品。主題包括現場可編程邏輯、演算法、驗證、硬體建模、同步時鐘等。

- 展示了自上而下的數位 VLSI 設計方法。
- 提供了架構優化技術的系統概述。
- 包含一章關於現場可編程邏輯裝置及其技術和架構。
- 包括各種設計情況的檢查清單、提示和警告。
- 強調設計流程,確保不忽略重要的行動項目,並在規劃微電子電路的開發時包含替代選項。