VLIW Microprocessor Hardware Design
暫譯: VLIW 微處理器硬體設計
Lee Weng Fook
- 出版商: McGraw-Hill Education
- 出版日期: 2007-09-18
- 售價: $4,140
- 貴賓價: 9.5 折 $3,933
- 語言: 英文
- 頁數: 219
- 裝訂: Hardcover
- ISBN: 0071497021
- ISBN-13: 9780071497022
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$590$460 -
$3,930$3,734 -
$590$460 -
$860$731 -
$880$695 -
$780$741 -
$3,530$3,354 -
$780$663 -
$550$429 -
$690$587 -
$780$616 -
$210$210 -
$420$332 -
$720$569 -
$1,200$948 -
$350$298 -
$320$253 -
$600$480 -
$650$553 -
$620$490 -
$550$468 -
$480$408 -
$490$382 -
$650$553 -
$500$450
商品描述
Description
Acquire the Design Information, Methods, and Skills Needed to Master the New VLIW Architecture!
VLIW Microprocessor Hardware Design offers you a complete guide to VLIW hardware design—providing state-of-the-art coverage of microarchitectures, RTL coding, ASIC flow, and FPGA flow of design. The book also contains a wide range of skills-building examples, all worked using Verilog, that equip you with a practical, hands-on tutorial for understanding each step in the VLIW microprocessor design process.
Written by Weng Fook Lee, an internationally renowned expert in the field of microprocessor design, this cutting-edge hardware design tool presents unsurpassed coverage of the latests in VLIW microprocessing. Authoritative and comprehensive, VLIW Microprocessor Hardware Design features:
- Step-by-step information on the VLIW hardware design process
- A wealth of Verilog-based designs
- ASIC and FPGA implementations
- Expert guidance on the best-known methods for RTL coding
- Over 75 detailed illustrations that clarify each aspect of VLIW design
Inside this Complete VLIW Microprocessor Toolkit
• Introduction • Design Methodology • RTL Coding, Testbenching, and Simulation • FPGA Implementation • Testbenches and Simulation Results • Synthesis Results and Gate Level Netlist
Table of Contents
Chapter 1: Introduction
Chapter 2: Design Methodology
Chapter 3: RTL Coding, Testbenching, and Simulation
Chapter 4: FPGA Implementation
Appendix A: Testbenches and Simulation Results
Appendix B: Synthesis Results and Gate Level Netlist
Bibliography
Index
商品描述(中文翻譯)
**描述**
**獲取掌握新 VLIW 架構所需的設計資訊、方法和技能!**
《VLIW 微處理器硬體設計》為您提供 VLIW 硬體設計的完整指南—提供微架構、RTL 編碼、ASIC 流程和 FPGA 流程設計的最先進覆蓋。本書還包含各種技能建設範例,所有範例均使用 Verilog 完成,為您提供實用的、動手操作的教程,以理解 VLIW 微處理器設計過程中的每一步。
本書由國際知名的微處理器設計專家 Weng Fook Lee 撰寫,這本尖端的硬體設計工具提供了 VLIW 微處理的最新內容,無與倫比的覆蓋範圍。《VLIW 微處理器硬體設計》具有權威性和全面性,特色包括:
- VLIW 硬體設計過程的逐步資訊
- 大量基於 Verilog 的設計
- ASIC 和 FPGA 實現
- 專家指導的最佳 RTL 編碼方法
- 超過 75 幅詳細插圖,澄清 VLIW 設計的各個方面
**本完整 VLIW 微處理器工具包內含**
- 介紹
- 設計方法論
- RTL 編碼、測試平台和模擬
- FPGA 實現
- 測試平台和模擬結果
- 合成結果和閘級網路清單
**目錄**
第 1 章:介紹
第 2 章:設計方法論
第 3 章:RTL 編碼、測試平台和模擬
第 4 章:FPGA 實現
附錄 A:測試平台和模擬結果
附錄 B:合成結果和閘級網路清單
參考文獻
索引