Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog (Hardcover)
Vaibbhav Taraate
- 出版商: Springer
- 出版日期: 2019-01-18
- 售價: $7,870
- 貴賓價: 9.5 折 $7,477
- 語言: 英文
- 頁數: 307
- 裝訂: Hardcover
- ISBN: 981108775X
- ISBN-13: 9789811087752
-
相關分類:
Verilog
-
其他版本:
Advanced HDL Synthesis and SOC Prototyping: RTL Design Using Verilog
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$1,150$1,127 -
$505情感分析 : 挖掘觀點、情感和情緒 (Sentiment Analysis: Mining Opinions, Sentiments, and Emotions)
-
$352基於深度學習的自然語言處理/智能科學與技術叢書
-
$296SC-CFDMA 無線傳輸技術
-
$1,560$1,529 -
$303電腦病毒與惡意代碼 — 原理、技術及防範, 4/e
-
$414$393 -
$534$507 -
$254系統架構設計
-
$1,194$1,134 -
$5095G 隨機接入增強技術
-
$894$849 -
$768$730 -
$505雲原生構建:微服務、容器化與容器編排
-
$427多接入邊緣計算實戰
-
$500$450 -
$505陣列天線及抗乾擾技術
-
$403雷達通信一體化系統射頻隱身技術
-
$8575G 與衛星通信融合之道:標準化與創新
-
$414$393 -
$774$735 -
$403基於頻譜數據分析的電磁行為識別和網絡結構挖掘
-
$510航空無線電導航技術與系統
-
$500雷達輻射式模擬信號分析與處理
-
$594$564
商品描述
This book describes RTL design using Verilog, synthesis and timing closure for System On Chip (SOC) design blocks. It covers the complex RTL design scenarios and challenges for SOC designs and provides practical information on performance improvements in SOC, as well as Application Specific Integrated Circuit (ASIC) designs. Prototyping using modern high density Field Programmable Gate Arrays (FPGAs) is discussed in this book with the practical examples and case studies. The book discusses SOC design, performance improvement techniques, testing and system level verification, while also describing the modern Intel FPGA/XILINX FPGA architectures and their use in SOC prototyping. Further, the book covers the Synopsys Design Compiler (DC) and Prime Time (PT) commands, and how they can be used to optimize complex ASIC/SOC designs. The contents of this book will be useful to students and professionals alike.