Digital Signal Processing with Field Programmable Gate Arrays, 4/e (Hardcover)
暫譯: 數位信號處理與現場可程式邏輯閘陣列,第4版 (精裝本)
Uwe Meyer-Baese
- 出版商: Springer
- 出版日期: 2014-06-03
- 售價: $5,350
- 貴賓價: 9.5 折 $5,083
- 語言: 英文
- 頁數: 930
- 裝訂: Hardcover
- ISBN: 3642453082
- ISBN-13: 9783642453083
-
相關分類:
FPGA、Verilog
-
相關翻譯:
數字信號處理的 FPGA 實現, 4/e (簡中版)
買這商品的人也買了...
-
$1,450$1,421 -
$1,558Introduction to Algorithms, 3/e (IE-Paperback)
-
$6,600$6,270 -
$1,365Systems Performance: Enterprise and the Cloud (Paperback)
-
$450$351 -
$680$578 -
$580$452 -
$860$731 -
$650$553 -
$780$616 -
$580$493 -
$2,280$2,166 -
$580$458 -
$390$351 -
$480$379 -
$580$452 -
$409$389 -
$352Servlet、JSP和Spring MVC初學指南
-
$520$442 -
$590$502 -
$500$395 -
$360$180 -
$580$458 -
$980$774 -
$580$458
相關主題
商品描述
Field-Programmable Gate Arrays (FPGAs) are revolutionizing digital signal processing. The efficient implementation of front-end digital signal processing algorithms is the main goal of this book. It starts with an overview of today's FPGA technology, devices and tools for designing state-of-the-art DSP systems. A case study in the first chapter is the basis for more than 40 design examples throughout. The following chapters deal with computer arithmetic concepts, theory and the implementation of FIR and IIR filters, multirate digital signal processing systems, DFT and FFT algorithms, advanced algorithms with high future potential, and adaptive filters. Each chapter contains exercises. The VERILOG source code and a glossary are given in the appendices. This new edition incorporates
- Over 10 new system level case studies designed in VHDL and Verilog
- A new chapter on image and video processing
- An Altera Quartus update and new Model Sim simulations
- Xilinx Atlys board and ISIM simulation support
- Signed fixed point and floating point IEEE library examples
- An overview on parallel all-pass IIR filter design
- ICA and PCA system level designs
- Speech and audio coding for MP3 and ADPCM
商品描述(中文翻譯)
場可編程閘陣列(FPGAs)正在徹底改變數位信號處理。本書的主要目標是有效實現前端數位信號處理演算法。書中首先概述了當今的FPGA技術、設計最先進DSP系統的設備和工具。第一章的案例研究是全書超過40個設計範例的基礎。接下來的章節將探討計算機算術概念、FIR和IIR濾波器的理論與實現、多速率數位信號處理系統、DFT和FFT演算法、具有高未來潛力的先進演算法以及自適應濾波器。每一章都包含練習題。附錄中提供了VERILOG源代碼和術語表。本新版本包含:
- 超過10個以VHDL和Verilog設計的新系統級案例研究
- 一個關於影像和視頻處理的新章節
- Altera Quartus的更新和新的Model Sim模擬
- Xilinx Atlys板和ISIM模擬支持
- 簽名的定點和浮點IEEE庫範例
- 平行全通IIR濾波器設計的概述
- ICA和PCA系統級設計
- MP3和ADPCM的語音與音頻編碼