On-Chip Networks (Paperback)
Li-Shiuan Peh, Natalie Enright Jerger
- 出版商: Morgan & Claypool
- 出版日期: 2009-07-24
- 售價: $1,570
- 貴賓價: 9.5 折 $1,492
- 語言: 英文
- 頁數: 142
- 裝訂: Paperback
- ISBN: 1598295845
- ISBN-13: 9781598295849
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$1,150$1,127 -
$3,480$3,306 -
$3,240$3,078 -
$1,491Electric Drives and Electromechanical Systems: Applications and Control (Paperback)
-
$1,350Verilog HDL: Digital Design and Modeling (Hardcover)
-
$1,350$1,323 -
$960$758 -
$640$506 -
$880$695 -
$600$474 -
$620$490 -
$530$419 -
$490$387 -
$490$417 -
$290$261 -
$450$351 -
$490$417 -
$1,225Computer Systems: A Programmer's Perspective, 2/e (IE-Paperback)
-
$1,720$1,634 -
$1,960The Circuit Designer's Companion, 3/e (Paperback)
-
$1,570$1,492 -
$1,235High-Frequency Integrated Circuits (Hardcover)
-
$1,570$1,492 -
$1,380$1,352 -
$1,880$1,786
相關主題
商品描述
With the ability to integrate a large number of cores on a single chip, research into on-chip networks to facilitate communication becomes increasingly important. On-chip networks seek to provide a scalable and high-bandwidth communication substrate for multi-core and many-core architectures. High bandwidth and low latency within the on-chip network must be achieved while fitting within tight area and power budgets. In this lecture, we examine various fundamental aspects of on-chip network design and provide the reader with an overview of the current state-of-the-art research in this field. Table of Contents: Introduction / Interface with System Architecture / Topology / Routing / Flow Control / Router Microarchitecture / Conclusions