買這商品的人也買了...
-
Verilog 2001 及 System Verilog 入門指引$500$450
相關主題
商品描述
The book is organized in seven chapters. Physical design flow. Timing constraints. Place and route concepts. Tool vendors. Process constraints. Timing closure. Place and route methodology and flow. ECO and spare gates. Formal verification. Coupling noise. Chip optimization and tapeout.
商品描述(中文翻譯)
本書共分為七個章節。物理設計流程。時序限制。佈局與路由概念。工具供應商。製程限制。時序收斂。佈局與路由方法論及流程。工程變更通知（ECO）與備用閘。形式驗證。耦合噪聲。晶片優化與流片。
