Electrical Overstress (EOS): Devices, Circuits and Systems (Hardcover)
暫譯: 電氣過壓 (EOS):裝置、電路與系統 (精裝版)

Steven H. Voldman

買這商品的人也買了...

相關主題

商品描述

Electrical Overstress (EOS) continues to impact semiconductor manufacturing, semiconductor components and systems as technologies scale from micro- to nano-electronics.  This bookteaches the fundamentals of electrical overstress  and how to minimize and mitigate EOS failures. The text provides a clear picture of EOS phenomena, EOS origins, EOS sources, EOS physics, EOS failure mechanisms, and EOS on-chip and system design.  It provides an illuminating insight into the sources of EOS in manufacturing, integration of on-chip, and system level EOS protection networks, followed by examples in specific technologies, circuits, and chips. The book is unique in covering the EOS manufacturing issues from on-chip design and electronic design automation to factory-level EOS program management in today’s modern world.

Look inside for extensive coverage on:

  • Fundamentals of  electrical overstress, from EOS physics, EOS time scales, safe operating area (SOA),  to physical models for EOS phenomena
  • EOS sources in today’s semiconductor manufacturing environment, and EOS program management, handling and EOS auditing processing to avoid EOS failures
  • EOS failures in both semiconductor devices, circuits and system
  • Discussion of how to distinguish between EOS events, and electrostatic discharge (ESD) events (e.g. such as human body model (HBM), charged device model (CDM), cable discharge events (CDM), charged board events (CBE), to system level IEC 61000-4-2 test events)
  • EOS  protection on-chip design practices and how they differ from ESD protection networks and solutions
  • Discussion of EOS system level concerns in printed circuit boards (PCB), and manufacturing equipment
  • Examples of EOS issues in state-of-the-art digital, analog and power technologies including CMOS, LDMOS, and BCD
  • EOS design rule checking (DRC), LVS, and ERC electronic design automation (EDA) and how it is distinct from ESD EDA systems
  • EOS testing and qualification techniques, and
  • Practical off-chip ESD protection and system level solutions to provide more robust systems

Electrical Overstress (EOS): Devices, Circuits and Systems is a continuation of the author’s series of books on ESD protection. It is an essential reference and a useful insight into the issues that confront modern technology as we enter the nano-electronic era.

商品描述(中文翻譯)

電氣過壓(Electrical Overstress, EOS)持續影響半導體製造、半導體元件及系統,隨著技術從微電子擴展到奈米電子。本書教授電氣過壓的基本原理,以及如何最小化和減輕EOS故障。文本清楚地描述了EOS現象、EOS起源、EOS來源、EOS物理學、EOS故障機制,以及EOS在晶片和系統設計中的應用。它深入探討了製造過程中EOS的來源、晶片整合及系統級EOS保護網絡的整合,並提供了特定技術、電路和晶片的範例。本書獨特之處在於涵蓋了從晶片設計和電子設計自動化到工廠級EOS計畫管理的EOS製造問題,適用於當今的現代世界。

內文詳盡涵蓋以下主題:

- 電氣過壓的基本原理,包括EOS物理學、EOS時間尺度、安全操作區域(Safe Operating Area, SOA),以及EOS現象的物理模型
- 當今半導體製造環境中的EOS來源,以及EOS計畫管理、處理和EOS審核流程,以避免EOS故障
- 半導體設備、電路和系統中的EOS故障
- 討論如何區分EOS事件和靜電放電(Electrostatic Discharge, ESD)事件(例如:人體模型(Human Body Model, HBM)、帶電設備模型(Charged Device Model, CDM)、電纜放電事件(Cable Discharge Events, CDE)、帶電電路板事件(Charged Board Events, CBE),以及系統級IEC 61000-4-2測試事件)
- EOS保護的晶片設計實踐及其與ESD保護網絡和解決方案的不同
- 討論印刷電路板(PCB)和製造設備中的EOS系統級問題
- 在最先進的數位、類比和功率技術中,包括CMOS、LDMOS和BCD的EOS問題範例
- EOS設計規則檢查(Design Rule Checking, DRC)、佈局驗證(Layout Versus Schematic, LVS)和電氣驗證(Electrical Rule Checking, ERC)電子設計自動化(Electronic Design Automation, EDA),以及其與ESD EDA系統的區別
- EOS測試和驗證技術
- 實用的晶片外ESD保護和系統級解決方案,以提供更穩健的系統

電氣過壓(EOS):設備、電路和系統是作者在ESD保護系列書籍中的延續。這是一本重要的參考書,並提供了對現代技術面臨的問題的有用見解,隨著我們進入奈米電子時代。