ESD in Silicon Integrated Circuits, 2/e
暫譯: 矽集成電路中的靜電放電,第二版
E. Ajith Amerasekera, Charvaka Duvvury
- 出版商: Wiley
- 出版日期: 2002-05-22
- 售價: $7,190
- 貴賓價: 9.5 折 $6,831
- 語言: 英文
- 頁數: 422
- 裝訂: Hardcover
- ISBN: 0471498718
- ISBN-13: 9780471498711
下單後立即進貨 (約1~3週)
買這商品的人也買了...
-
$540$486 -
$580$458 -
$680$537 -
$1,029Operating System Concepts, 6/e (Windows XP Update)
-
$780$624 -
$1,900$1,805 -
$1,930$1,834 -
$720$569 -
$290$247 -
$1,260CCNA Certification Library (CCNA Self-Study, exam #640-801), 6/e
-
$149$149 -
$400$316 -
$560$442 -
$540$427 -
$780$663 -
$680$537 -
$650$507 -
$680$537 -
$529The Elements of Style, 4/e (IE-Paperback)
-
$523Writing Academic English, 4/e
-
$1,080CMMI: Guidelines for Process Integration and Product Improvement, 2/e
-
$680$537 -
$720$569 -
$1,100$1,078 -
$299$236
商品描述
As high density circuits move deeper into submicron dimensions Electrostatic Discharge (ESD) effects become an increasing concern. This new edition of a classic reference presents a practical and systematic approach to ESD device physics, modelling and design techniques. The authors draw upon their wealth of industrial experience to provide a complete overview of ESD and its implications in the development of advanced integrated circuits.
Fully revised to incorporate the latest industry achievements and featuring:
- Design methods for a variety of technologies from 1 micron to the current sub-micron regimes, along with complete design approaches for MOS, BiCMOS and Power MOSFETs.
- New sections on ESD design rules, process technology effects, layout approaches, package effects and circuit simulations.
- Guidance on the implementation of circuit protection measures for a range of I/O configurations.
- Detailed coverage of ESD simulation stress models.
This unique reference provides the means to design protection circuits for a variety of applications and to diagnose and solve ESD problems in IC products. The coverage of state-of-the-art circuit design for ESD prevention will appeal to engineers and scientists working in the fields of IC and transistor design. Graduate students and researchers in device/circuit modeling and semiconductor reliability will appreciate this comprehensive coverage of ESD fundamentals.
Table of Contents
Preface
1. Introduction
2. ESD Phenomenon
3. Test Methods
4 Physics and Operation of ESD Protection Circuits Elements
5 ESD Protection Circuit Design Concepts and Strategy
6 Design and Layout Requirements
7 Advanced Protection Design
8 Failure Modes, Reliability Issues, and Case Studies
9 Influence of Processing on ESD
10 Device Modeling of High Current Effects
11 Circuit Simulation Basics, Approaches, and Applications
12 Conclusions
Index
商品描述(中文翻譯)
隨著高密度電路進一步進入亞微米尺寸,靜電放電(Electrostatic Discharge, ESD)效應成為日益關注的問題。本書的新版本作為經典參考資料,提供了一種實用且系統化的ESD裝置物理學、建模和設計技術的方法。作者利用其豐富的工業經驗,提供了ESD及其在先進集成電路開發中的影響的完整概述。
本書已全面修訂,以納入最新的行業成就,並包含:
- 涵蓋從1微米到當前亞微米範疇的各種技術的設計方法,以及MOS、BiCMOS和功率MOSFET的完整設計方法。
- 新增有關ESD設計規則、製程技術影響、佈局方法、封裝效應和電路模擬的章節。
- 提供針對各種I/O配置的電路保護措施實施指導。
- 詳細介紹ESD模擬應力模型。
這本獨特的參考資料提供了設計各種應用的保護電路的手段,並能診斷和解決IC產品中的ESD問題。對於從事IC和晶體管設計的工程師和科學家來說,對於ESD預防的最先進電路設計的涵蓋將會引起他們的興趣。研究生和從事裝置/電路建模及半導體可靠性的研究人員將會欣賞這本書對ESD基本原理的全面涵蓋。
**目錄**
前言
1. 介紹
2. ESD現象
3. 測試方法
4. ESD保護電路元件的物理學與運作
5. ESD保護電路設計概念與策略
6. 設計與佈局要求
7. 先進保護設計
8. 失效模式、可靠性問題與案例研究
9. 製程對ESD的影響
10. 高電流效應的裝置建模
11. 電路模擬基礎、方法與應用
12. 結論
索引