買這商品的人也買了...
-
Borland C++ Builder 6 程式設計經典$580$493 -
Microsoft Windows Internals: Microsoft Windows Server 2003, Windows XP, and Windows 2000, 4/e$2,340$2,223 -
Java 2 JDK 5.0 教學手冊, 3/e$590$460 -
最新詳解 Javascript & HTML & CSS 語法辭典(增訂新版)$490$382 -
深入淺出設計模式 (Head First Design Patterns)$880$695 -
$2,205The Java Programming Language, 4/e (Paperback) -
深入淺出 Java 程式設計, 2/e (Head First Java, 2/e)$880$581 -
$490Introduction to Wireless and Mobile Systems, 2/e -
Java 認證 SCJP 5.0 猛虎出閘$650$514 -
$1,235The IMS: IP Multimedia Concepts and Services, 2/e -
$1,178The 3G IP Multimedia Subsystem (IMS): Merging the Internet and the Cellular Worlds, 2/e -
Ajax 與 .NET 2.0 深度整合應用 (Pro Ajax and the .NET 2.0 Platform)$590$460 -
Microsoft Office SharePoint Server 2007 實戰手冊$450$356 -
Fundamentals of Database Systems, 5/e (IE) (美國原版ISBN:0321369572)$1,190$1,166 -
Linux 核心詳解, 3/e (Understanding the Linux Kernel, 3/e)$1,200$948 -
ADO.NET 2.0 實戰講座$690$587 -
必學！網頁設計最重要的 10 堂課$490$441 -
現代嵌入式系統開發專案實務－菜鳥成長日誌與專案經理的私房菜$600$480 -
Beginning Hibernate, 2/e (Paperback)$1,740$1,653 -
$825Pro Spring 3 (Paperback) -
Windows Server 2012 系統建置實務$680$537 -
iPad mini + iPad 4 使用手冊$399$339 -
ASP.NET MVC 4 網站開發美學$680$537 -
Visual C# 2012 資料庫程式設計暨進銷存系統實作$650$553 -
Windows 8.1 快速上手：初心者活用 100+ 招$390$332
相關主題
商品描述
Description
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by which sub-threshold and gate oxide leakage currents are generated. The authors present a comprehensive review of state-of-the-art dynamic, static supply and threshold voltage scaling techniques and discuss the pros and cons of supply and threshold voltage scaling techniques.
Table of Contents
List of Tables.List of Figures.
Preface.
1 Introduction.
1.1 Evolution of Integrated Circuits.
1.2 Outline of the Book.
2 Sources of Power Consumption in CMOS Integrated Circuits.
2.1 Dynamic Switching Power.
2.2 Leakage Power.
2.3 Short-Circuit Power.
2.4 Static DC Power.
3 Supply and Threshold Voltage Scaling Techniques.
3.1 Dynamic Supply Voltage Scaling.
3.2 Multiple Supply Voltage CMOS.
3.3 Threshold Voltage Scaling.
3.4 Multiple Supply and Threshold Voltage CMOS.
3.5 Dynamic Supply and Threshold Voltage Scaling.
3.6 Circuits with Multiple Voltage and Clock Domains.
3.7 Chapter Summary.
4 Low Voltage Power Supplies.
4.1 Linear DC-DC Converters.
4.2 Switched-Capacitor DC-DC Converters.
4.3 Switching DC-DC Converters.
4.4 Chapter Summary.
5 Analysis of Buck Converters for On-Chip Integration with a Dual Supply Voltage Microprocessor.
5.1 Circuit Model of a Buck Converter.
5.2 Efficiency Analysis of a Buck Converter.
5.3 Simulation Results.
5.4 Chapter Summary.
6 Low Voltage Swing Monolithic DC-DC Conversion.
6.1 Circuit Model of a Low Voltage Swing Buck Converter.
6.2 Low Voltage Swing Buck Converter Analysis.
6.3 Chapter Summary.
7 High Input Voltage Step-Down DC-DC Converters for Integration in a Low Voltage CMOS Process.
7.1 Cascode Bridge Circuits.
7.2 High Input Voltage Monolithic Switching DC-DC Converters.
7.3 Chapter Summary.
8 Signal Transfer in Integrated Circuits with Multiple Supply Voltages.
8.1 A High Speed and Low Power Voltage Interface Circuit.
8.2 Voltage Interface Circuit Simulation Results.
8.3 Experimental Results.
8.4 Chapter Summary.
9 Domino Logic with Variable Threshold Voltage Keeper.
9.1 Standard Domino Logic Circuits.
9.2 Domino Logic with Variable Threshold Voltage Keeper.
9.3 Simulation Results.
9.4 Domino Logic with Forward and Reverse Body Biased Keeper.
9.5 Chapter Summary.
10 Subthreshold Leakage Current Characteristics of Dynamic Circuits.
10.1 State Dependent Subthreshold Leakage Current Characteristics.
10.2 Noise Immunity.
10.3 Power and Delay Characteristics in the Active Mode.
10.4 Dual Threshold Voltage CMOS Technology.
10.5 Chapter Summary.
11Sleep Switch Dual Threshold Voltage Domino Logic with Reduced Standby Leakage Current.
11.1 Previously Published Sleep Mode Circuit Techniques.
11.2 Dual Threshold Voltage Domino Logic Employing Sleep Switches.
11.3 Simulation Results.
11.4 Noise Immunity Compensation.
11.5 Chapter Summary.
12 Conclusions.
Bibliography.
Index.
About the Authors.
