VLSI Design Methodology Development (美國原版)
暫譯: VLSI 設計方法學發展 (美國原版)
Thomas Dillinger
- 出版商: Prentice Hall
- 出版日期: 2019-07-18
- 售價: $4,430
- 貴賓價: 9.5 折 $4,209
- 語言: 英文
- 頁數: 650
- 裝訂: Paperback
- ISBN: 0135732417
- ISBN-13: 9780135732410
-
相關分類:
VLSI
已絕版
買這商品的人也買了...
-
$300$270 -
$390$351 -
$1,225RF Microelectronics, 2/e (IE-Paperback)
-
$2,745Analog Circuit Design Volume 2: Immersion in the Black Art of Analog Design (Hardcover)
-
$2,760$2,622 -
$9,480$9,006 -
$480$432 -
$1,235High-Frequency Integrated Circuits (Hardcover)
-
$400$360 -
$4,400$4,180 -
$1,617Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs (Paperback)
-
$3,450$3,278 -
$580$568 -
$450$405 -
$580$458 -
$750$675 -
$490$441 -
$690$621 -
$2,400$2,280 -
$2,650$2,518 -
$880$862 -
$668集成電路測試技術
相關主題
商品描述
Most traditional undergraduate microelectronics texts focus on detailed transistor modeling and behavior and fundamental circuit design techniques. However, the vast majority of working microelectronics engineers will design complex chips using existing circuit libraries. As they integrate existing intellectual property (IP), their design challenges will involve ensuring correct logical, physical and electrical properties, and preparing for reliable foundry fabrication. VLSI Design Methodology Development focuses on the design and analysis steps needed to perform these tasks and successfully complete a modern chip design. Writing from the perspective of a practicing engineer, leading microprocessor design authority Tom Dillinger explores each step of today’s chip design methodology in practical detail. This fresh and accessible tutorial helps engineers:
- Understand modern VLSI design methodologies, IP models, steps, and options
- Quickly get started with VLSI design, from floorplanning and physical integration to DFT, DFM, DFY, and hierarchical design decomposition
- Perform key modeling tasks, including functional and behavioral modeling, design validation, and formal equivalency verification
- Implement designs, including logic synthesis, placement, and routing
- Analyze timing, noise, power, power rail voltage drop, electromigration reliability, and other electrical issues
- Prepare for manufacturing release and bring-up, mastering ECOs, physical design verification, DFT Analysis, preparation for tapeout, post-silicon debug and characterization, and product qualification
商品描述(中文翻譯)
大多數傳統的本科微電子學教材專注於詳細的晶體管建模和行為以及基本的電路設計技術。然而,絕大多數的微電子工程師在工作中會使用現有的電路庫來設計複雜的晶片。在整合現有的智慧財產(IP)時,他們的設計挑戰將涉及確保邏輯、物理和電氣特性的正確性,以及為可靠的代工製造做好準備。VLSI 設計方法論發展專注於執行這些任務所需的設計和分析步驟,以成功完成現代晶片設計。從一位實踐工程師的角度出發,微處理器設計權威 Tom Dillinger 以實用的細節探討當今晶片設計方法論的每一個步驟。這本新穎且易於理解的教程幫助工程師:
- 理解現代 VLSI 設計方法論、IP 模型、步驟和選項
- 快速開始 VLSI 設計,從樓層規劃和物理整合到 DFT、DFM、DFY 和分層設計分解
- 執行關鍵建模任務,包括功能和行為建模、設計驗證和形式等價驗證
- 實施設計,包括邏輯綜合、佈局和路由
- 分析時序、噪聲、功率、電源電壓降、電遷移可靠性及其他電氣問題
- 為製造釋放和啟動做好準備,掌握 ECO、物理設計驗證、DFT 分析、膠帶輸出準備、後矽調試和特性測試以及產品驗證