Chip Multiprocessor Architecture: Techniques to Improve Throughput and Latency (原版:9781598291223)
暫譯: 晶片多處理器架構:提升吞吐量與延遲的技術
Olukotun, Hammond, Laudon
- 出版商: Morgan & Claypool
- 出版日期: 2006-12-31
- 售價: $1,600
- 貴賓價: 9.5 折 $1,520
- 語言: 英文
- 頁數: 154
- ISBN: 1598294121
- ISBN-13: 9781598294125
海外代購書籍(需單獨結帳)
買這商品的人也買了...
-
$780$624 -
$880$695 -
$550$468 -
$980$774 -
$990$891 -
$600$480 -
$1,200$1,020 -
$750$593 -
$490$417 -
$520$406 -
$480$379 -
$420$336 -
$680$578 -
$690$538 -
$520$442 -
$650$553 -
$650$514 -
$860$731 -
$890$757 -
$490$387 -
$490$387 -
$450$351 -
$480$408 -
$590$502 -
$480$408