Computer Architecture: A Quantitative Approach, 3/e(精裝本)
暫譯: 計算機架構:量化方法(第三版,精裝本)
John L. Hennessy, David A. Patterson
- 出版商: Morgan Kaufmann
- 出版日期: 2002-05-31
- 售價: $1,274
- 語言: 英文
- 頁數: 1136
- 裝訂: Hardcover
- ISBN: 1558605967
- ISBN-13: 9781558605961
已過版
買這商品的人也買了...
-
$1,029Fundamentals of Data Structures in C
-
$580$458 -
$680$537 -
$2,640$2,508 -
$650$553 -
$980$774 -
$970Introduction to Algorithms, 2/e
-
$1,150$1,127 -
$920$727 -
$880$695 -
$1,029Operating System Concepts, 6/e (Windows XP Update)
-
$860$568 -
$650$429 -
$780$741 -
$750$638 -
$760$600 -
$590$466 -
$690$538 -
$720$569 -
$750$638 -
$560$476 -
$480$379 -
$750$593 -
$1,176Computer Organization and Design: The Hardware/Software Interface, 3/e(IE) (美國版ISBN:1558606041)
-
$650$507
相關主題
商品描述
Description
This best-selling title (over 60,000 units sold!), considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important trends facing computer designers today.
In this edition, the authors bring their trademark method of quantitative analysis not only to high-performance desktop machine design, but also to the design of embedded and server systems. They have illustrated their principles with designs from all three of these domains, including examples from consumer electronics, multimedia and Web technologies, and high-performance computing.
Table of Contents
Foreword
Preface
Acknowledgments
Chapter 1 - Fundamentals of Computer Design
Chapter 2 - Instruction Set Principles and Examples
Chapter 3 - Instruction-Level Parallelism and Its Dynamic Exploitation
Chapter 4 - Exploiting Instruction-Level Parallelism with Software Approaches
Chapter 5 - Memory Hierarchy Design
Chapter 6 - Multiprocessors and Thread-Level Parallelism
Chapter 7 - Storage Systems
Chapter 8 - Interconnection Networks and Clusters
Appendix A - Pipelining: Basic and Intermediate Concepts
Appendix B - Solutions to Selected Exercises Online Appendices
Appendix C - A Survey of RISC Architectures for Desktop, Server, and Embedded Computers
Appendix D - An Alternative to RISC: The Intel 80x86
Appendix E - Another Alternative to RISC: The VAX Architecture
Appendix F - The IBM 360/370 Architecture for Mainframe Computers
Appendix G - Vector Processors Revised by Krste Asanovic
Appendix H - Computer Arithmetic by David Goldberg
Appendix I - Implementing Coherence Protocols
References
Index
商品描述(中文翻譯)
**描述**
這本暢銷書(銷售超過60,000本!)被認為是每位認真學習和從事電腦設計的學生和專業人士必讀的書籍,已經更新了內容,以應對當前電腦設計師面臨的最重要趨勢。
在這一版中,作者將其標誌性的定量分析方法不僅應用於高效能桌上型電腦的設計,還擴展到嵌入式系統和伺服器系統的設計。他們用來自這三個領域的設計示例來說明其原則,包括消費電子產品、多媒體和網路技術以及高效能計算的範例。
**目錄**
前言
序言
致謝
第1章 - 電腦設計的基本原則
第2章 - 指令集原則與範例
第3章 - 指令級平行性及其動態利用
第4章 - 利用軟體方法發揮指令級平行性
第5章 - 記憶體階層設計
第6章 - 多處理器與執行緒級平行性
第7章 - 儲存系統
第8章 - 互連網路與叢集
附錄A - 流水線:基本與中級概念
附錄B - 選定練習的解答線上附錄
附錄C - 桌上型、伺服器及嵌入式電腦的RISC架構調查
附錄D - RISC的替代方案:Intel 80x86
附錄E - RISC的另一替代方案:VAX架構
附錄F - IBM 360/370大型電腦架構
附錄G - 向Krste Asanovic修訂的向量處理器
附錄H - David Goldberg的計算機算術
附錄I - 實現一致性協議
參考文獻
索引