Digital Systems Design Using VHDL, 3/e (IE-Paperback)
暫譯: 使用 VHDL 的數位系統設計 (第三版)
Charles Roth, Jr. Lizy John
- 出版商: Cengage Learning
- 出版日期: 2017-01-03
- 定價: $1,120
- 售價: 9.8 折 $1,098
- 語言: 英文
- 頁數: 592
- 裝訂: Paperback
- ISBN: 1305638921
- ISBN-13: 9781305638921
-
相關分類:
ARM
立即出貨 (庫存=1)
買這商品的人也買了...
-
$990VHDL 2008: Just the New Stuff
-
$590$561 -
$1,254Fundamentals of Logic Design, 7/e (IE-Paperback)
-
$1,588Microelectronic Circuits, 7/e (Paperback)
-
$390$308 -
$1,420$1,392 -
$580$458 -
$420$412 -
$505手把手教你設計 CPU-RISC-V 處理器篇
-
$450$351 -
$560$442 -
$505Julia 語言程序設計
-
$280機器學習入門到實戰 — MATLAB 實踐應用
-
$620$490 -
$1,410$1,382 -
$500$450 -
$550$429 -
$300$255 -
$680$537 -
$500$390 -
$414$393 -
$534$507 -
$354$336 -
$560數字圖像處理與機器視覺 — Visual C++ 與 Matlab 實現, 2/e
-
$600$510
商品描述
What's New
●COMPLETELY NEW MATERIAL DETAILS THE ARM INSTRUCTION SET AND DESIGN OF A SIMPLE ARM PROCESSOR. This brand new section in Chapter 9 provides students with a thorough understanding of this most widely used instruction set architecture.
●ARM AND MIPS DESIGNS ARE BOTH PRESENTED SO READERS CAN COMPARE THEM. Students are able to easily see the similarities of the designs despite differences in ISA when choosing behavioral design.
●A NEW CHAPTER EMPHASIZES VERIFICATION (CHAPTER 10). Student gain a strong understanding of various verification techniques with this timely content.
●NEW SECTION HIGHLIGHTS STATIC TIMING ANALYSIS. Students learn how to use this method to validate the design as part of the new chapter (10) on verification.
●NEW DESIGN EXAMPLES CLARIFY CONCEPTS FOR READERS. These design examples visually reinforce and clearly exemplify the skills and concepts that each chapter presents.
●NEW END-OF-CHAPTER PROBLEMS PROVIDE KEY OPPORTUNITIES FOR PRACTICE. These numerous new problems give students valuable hands-on practice in implementing the principles they are learning.
商品描述(中文翻譯)
最新消息
●全新材料詳述 ARM 指令集及簡單 ARM 處理器的設計。本章第 9 節的全新部分讓學生對這個最廣泛使用的指令集架構有透徹的理解。
●同時介紹 ARM 和 MIPS 設計,讓讀者可以進行比較。學生能夠輕鬆看到這些設計的相似之處,儘管在行為設計的 ISA 上存在差異。
●新增一章強調驗證(第 10 章)。學生透過這個及時的內容,對各種驗證技術有深入的理解。
●新部分突顯靜態時序分析。學生學習如何使用這種方法來驗證設計,作為新章(第 10 章)中驗證的一部分。
●新的設計範例為讀者澄清概念。這些設計範例視覺上強化並清楚示範每章所呈現的技能和概念。
●新的章末問題提供關鍵的練習機會。這些眾多的新問題讓學生在實施所學原則上獲得寶貴的實作練習。
目錄大綱
1. REVIEW OF LOGIC DESIGN FUNDAMENTALS
2. INTRODUCTION TO VHDL
3. INTRODUCTION TO PROGRAMMABLE LOGIC DEVICES
4. DESIGN EXAMPLES
5. SM CHARTS AND MICROPROGRAMMING
6. DESIGNING WITH FIELD PROGRAMMABLE GATE ARRAYS
7. FLOATING-POINT ARITHMETIC
8. ADDITIONAL TOPICS IN VHDL
9. DESIGN OF A RISC MICROPROCESSOR
10. VERIFICATION OF DIGITAL SYSTEMS
11. HARDWARE TESTING AND DESIGN FOR TESTABILITY
12. ADDITIONAL DESIGN EXAMPLES (ONLINE)
Appendix A: VHDL Language Summary
Appendix B: IEEE Standard Libraries
Appendix C: TEXTIO Package
Appendix D: Projects
目錄大綱(中文翻譯)
1. REVIEW OF LOGIC DESIGN FUNDAMENTALS
2. INTRODUCTION TO VHDL
3. INTRODUCTION TO PROGRAMMABLE LOGIC DEVICES
4. DESIGN EXAMPLES
5. SM CHARTS AND MICROPROGRAMMING
6. DESIGNING WITH FIELD PROGRAMMABLE GATE ARRAYS
7. FLOATING-POINT ARITHMETIC
8. ADDITIONAL TOPICS IN VHDL
9. DESIGN OF A RISC MICROPROCESSOR
10. VERIFICATION OF DIGITAL SYSTEMS
11. HARDWARE TESTING AND DESIGN FOR TESTABILITY
12. ADDITIONAL DESIGN EXAMPLES (ONLINE)
Appendix A: VHDL Language Summary
Appendix B: IEEE Standard Libraries
Appendix C: TEXTIO Package
Appendix D: Projects