Fundamentals of Digital Logic with Verilog Design, 3/e (IE-Paperback)
暫譯: 數位邏輯基礎與 Verilog 設計,第3版 (IE-平裝本)
Stephen Brown, Zvonko Vranesic
- 出版商: McGraw-Hill Education
- 出版日期: 2012-12-31
- 定價: $1,230
- 售價: 9.8 折 $1,205
- 語言: 英文
- 裝訂: Paperback
- ISBN: 1259072037
- ISBN-13: 9781259072031
-
相關分類:
Verilog
-
其他版本:
Fundamentals of Digital Logic with Verilog Design (Hardcover)
立即出貨 (庫存 < 3)
買這商品的人也買了...
-
$840$798 -
$1,078Analysis and Design of Digital Integrated Circuits, 3/e (IE-Paperback)
-
$740$725 -
$1,064Digital Design: An Embedded Systems Approach Using Verilog (Paperback)
-
$580$493 -
$680$578 -
$360$284 -
$780$616 -
$500$395 -
$350$277 -
$1,617Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs (Paperback)
-
$1,156Digital Systems Design Using Verilog (IE-Paperback)
-
$780$616 -
$360$284 -
$980$696 -
$580$452 -
$450$355 -
$580$383 -
$680$537 -
$390$257 -
$600$474 -
$590$502 -
$620$527 -
$1,380$1,352 -
$1,280$1,216
商品描述
<內容簡介>
Fundamentals of Digital Logic With Verilog Design teaches the basic design techniques for logic circuits. It emphasizes the synthesis of circuits and explains how circuits are implemented in real chips. Fundamental concepts are illustrated by using small examples.
Use of CAD software is well integrated into the book. A CD-ROM that contains Altera's Quartus CAD software comes free with every copy of the text. The CAD software provides automatic mapping of a design written in Verilog into Field Programmable Gate Arrays (FPGAs) and Complex Programmable Logic Devices (CPLDs). Students will be able to try, firsthand, the book's Verilog examples (over 140) and homework problems.
Engineers use Quartus CAD for designing, simulating, testing and implementing logic circuits. The version included with this text supports all major features of the commercial product and comes with a compiler for the IEEE standard Verilog language. Students will be able to:
enter a design into the CAD system
compile the design into a selected device
simulate the functionality and timing of the resulting circuit
implement the designs in actual devices (using the school's laboratory facilities)
Verilog is a complex language, so it is introduced gradually in the book. Each Verilog feature is presented as it becomes pertinent for the circuits being discussed. To teach the student to use the Quartus CAD, the book includes three tutorials.
<章節目錄>
Chapter 1 Introduction
Chapter 2 Introduction to Logic Circuits
Chapter 3 Number Representation and Arithmetic Circuits
Chapter 4 Combinational-Circuit Building Blocks
Chapter 5 Flip-Flop, Registers, and Counters
Chapter 6 Synchronous Sequential Circuits
Chapter 7 Digital System Design
Chapter 8 Optimized Implementation of Logic Functions
Chapter 9 Asynchronous Sequential Circuits
Chapter 10 Computer Aided Design Tools
Chapter 11 Testing of Logic Circuits
商品描述(中文翻譯)
內容簡介
《數位邏輯基礎與 Verilog 設計》教授邏輯電路的基本設計技術。它強調電路的綜合,並解釋電路如何在實際晶片中實現。基本概念通過小範例進行說明。
本書很好地整合了 CAD 軟體。每本書附贈一張包含 Altera 的 Quartus CAD 軟體的 CD-ROM。該 CAD 軟體提供將用 Verilog 編寫的設計自動映射到現場可編程閘陣列 (FPGAs) 和複雜可編程邏輯裝置 (CPLDs) 的功能。學生將能夠親自嘗試書中的 Verilog 範例(超過 140 個)和作業問題。
工程師使用 Quartus CAD 來設計、模擬、測試和實現邏輯電路。本書中包含的版本支持商業產品的所有主要功能,並附帶 IEEE 標準 Verilog 語言的編譯器。學生將能夠:
- 將設計輸入到 CAD 系統中
- 將設計編譯到選定的裝置中
- 模擬所產生電路的功能和時序
- 在實際裝置中實現設計(使用學校的實驗室設施)
Verilog 是一種複雜的語言,因此在書中逐步介紹。每個 Verilog 特性在討論相關電路時才會呈現。為了教導學生使用 Quartus CAD,本書包含三個教程。
章節目錄
第 1 章 介紹
第 2 章 邏輯電路介紹
第 3 章 數字表示法與算術電路
第 4 章 組合電路基本元件
第 5 章 觸發器、暫存器與計數器
第 6 章 同步序列電路
第 7 章 數位系統設計
第 8 章 邏輯函數的最佳化實現
第 9 章 非同步序列電路
第 10 章 電腦輔助設計工具
第 11 章 邏輯電路的測試