ESD : Failure Mechanisms and Models (Hardcover)
暫譯: 靜電放電:失效機制與模型(精裝版)
Steven H. Voldman
- 出版商: Wiley
- 出版日期: 2009-09-01
- 售價: $1,800
- 貴賓價: 9.8 折 $1,764
- 語言: 英文
- 頁數: 408
- 裝訂: Hardcover
- ISBN: 0470511370
- ISBN-13: 9780470511374
-
相關分類:
物理學 Physics、電子商務 E-commerce、電子學 Eletronics
下單後立即進貨 (約5~7天)
買這商品的人也買了...
-
$6,720$6,384 -
$6,600$6,270 -
$1,850$1,813 -
$1,600$1,568 -
$2,080$2,038 -
$3,780ESD: Design and Synthesis (Hardcover)
-
$4,760$4,522 -
$400$316 -
$2,780$2,641 -
$560$442 -
$580$383 -
$3,325Electrical Overstress (EOS): Devices, Circuits and Systems (Hardcover)
-
$1,360$1,292 -
$301Node.js 入門經典 (Sams Teach Yourself Node.js in 24 Hours)
-
$380$251 -
$650$514 -
$599$569 -
$360$252 -
$380$300 -
$420$332 -
$490$387 -
$650$553 -
$620$409 -
$480$408 -
$360$284
相關主題
商品描述
<內容簡介>
Electrostatic discharge (ESD) failure mechanisms continue to impact semiconductor components and systems as technologies scale from micro- to nano-electronics.
This book studies electrical overstress, ESD, and latchup from a failure analysis and case-study approach. It provides a clear insight into the physics of failure from a generalist perspective, followed by investigation of failure mechanisms in specific technologies, circuits, and systems. The book is unique in covering both the failure mechanism and the practical solutions to fix the problem from either a technology or circuit methodology.
Look inside for extensive coverage on:
- failure analysis tools, EOS and ESD failure sources and failure models of semiconductor technology, and how to use failure analysis to design more robust semiconductor components and systems;
- electro-thermal models and technologies; the state-of-the-art technologies discussed include CMOS, BiCMOS, silicon on insulator (SOI), bipolar technology, high voltage CMOS (HVCMOS), RF CMOS, smart power, gallium arsenide (GaAs), gallium nitride (GaN), magneto-resistive (MR) , giant magneto-resistors (GMR), tunneling magneto-resistor (TMR), devices; micro electro-mechanical (MEM) systems, and photo-masks and reticles;
- practical methods to use failure analysis for the understanding of ESD circuit operation, temperature analysis, power distribution, ground rule development, internal bus distribution, current path analysis, quality metrics, (connecting the theoretical to the practical analysis);
- the failure of each key element of a technology from passives, active elements to the circuit, sub-system to package, highlighted by case studies of the elements, circuits and system-on-chip (SOC) in today’s products.
ESD: Failure Mechanisms and Models is a continuation of the author’s series of books on ESD protection. It is an essential reference and a useful insight into the issues that confront modern technology as we enter the Nano-electronic era.
商品描述(中文翻譯)
內容簡介
靜電放電(Electrostatic discharge, ESD)失效機制持續影響半導體元件和系統,隨著技術從微電子學擴展到奈米電子學。
本書從失效分析和案例研究的角度研究電氣過壓、ESD和鎖存現象。它提供了從一般性視角對失效物理的清晰見解,接著調查特定技術、電路和系統中的失效機制。本書的獨特之處在於同時涵蓋失效機制及從技術或電路方法論修復問題的實用解決方案。
深入了解以下內容:
- 失效分析工具、EOS和ESD失效來源及半導體技術的失效模型,以及如何利用失效分析設計更穩健的半導體元件和系統;
- 電熱模型和技術;討論的尖端技術包括CMOS、BiCMOS、絕緣體上的矽(SOI)、雙極技術、高壓CMOS(HVCMOS)、RF CMOS、智能電源、砷化鎵(GaAs)、氮化鎵(GaN)、磁阻(MR)、巨磁阻(GMR)、隧道磁阻(TMR)裝置;微電機系統(MEMS)以及光罩和光刻版;
- 實用方法利用失效分析理解ESD電路操作、溫度分析、功率分配、接地規則開發、內部匯流排分配、電流路徑分析、質量指標(將理論與實際分析相連接);
- 每個技術關鍵元件的失效,從被動元件、主動元件到電路、子系統到封裝,並通過當今產品中的元素、電路和系統單晶片(SOC)案例研究進行突出。
《ESD: 失效機制與模型》是作者關於ESD保護系列書籍的延續。它是一本重要的參考資料,並對我們進入奈米電子時代所面臨的現代技術問題提供了有用的見解。