Computer Architecture: A Quantitative Approach, 5/e (Paperback)
John L. Hennessy, David A. Patterson
- 出版商: Morgan Kaufmann
- 出版日期: 2011-09-30
- 售價: $1,421
- 語言: 英文
- 頁數: 856
- 裝訂: Paperback
- ISBN: 012383872X
- ISBN-13: 9780123838728
-
相關分類:
Computer-architecture、雲端運算
-
相關翻譯:
計算機結構-計量方法 (Computer Architecture: A Quantitative Approach, 5/e) (繁中版)
-
其他版本:
Computer Architecture : A Quantitative Approach, 6/e (Paperback)
買這商品的人也買了...
-
$880$695 -
$1,362Fundamentals of Data Structures in C, 2/e (Paperback)
-
$620$490 -
$1,558Introduction to Algorithms, 3/e (IE-Paperback)
-
$1,200$1,176 -
$1,300$1,274 -
$580$493 -
$550$495 -
$520$411 -
$580$458 -
$650$553 -
$550$435 -
$650$553 -
$780$663 -
$1,250$1,188 -
$580$452 -
$1,130$961 -
$400$380 -
$349$297 -
$360$281 -
$940$700 -
$1,646Operating System Concepts, 9/e (IE-Paperback)
-
$480$379 -
$480$408 -
$1,617Computer Organization and Design: The Hardware/Software Interface, 5/e (Asian Edition)(IE-Paperback)
相關主題
商品描述
<內容簡介>
The computing world today is in the middle of a revolution: mobile clients and cloud computing have emerged as the dominant paradigms driving programming and hardware innovation today. The Fifth Edition of Computer Architecture focuses on this dramatic shift, exploring the ways in which software and technology in the cloud are accessed by cell phones, tablets, laptops, and other mobile computing devices. Each chapter includes two real-world examples, one mobile and one datacenter, to illustrate this revolutionary change.
<章節目錄>
Chap 1: Fundamentals of Quantitative Design and Analysis
Chap 2: Memory Hierarchy Design
Chap 3: Instruction-Level Parallelism and Its Exploitation
Chap 4: Data-Level Parallelism in Vector, SIMD, and GPU Architectures
Chap 5: Thread-Level Parallelism
Chap 6: Warehouse-Scale Computer to Exploit Request-Level and Data-Level Parallelism
商品描述(中文翻譯)
內容簡介
當今計算世界正處於一場革命之中:移動客戶端和雲計算已成為推動程式設計和硬體創新的主要範式。《計算機結構》第五版專注於這一劇變,探討軟體和雲端技術如何被手機、平板電腦、筆記型電腦和其他移動計算設備所使用。每一章節都包含兩個實際案例,一個是移動設備,另一個是資料中心,以說明這一革命性的變化。
章節目錄
第一章:定量設計和分析基礎
第二章:記憶體層次結構設計
第三章:指令級並行性及其利用
第四章:向量、SIMD和GPU架構中的資料級並行性
第五章:線程級並行性
第六章:利用請求級和資料級並行性的倉儲級計算機